[1]
Plakhtii, O., Domnin, I., Bahach, R. and Latvynskyi, V. 2025. Analysis of linearization limit conditions and automated synthesis of the output voltage regulator of a PWM-buck converter in MATLAB/SIMULINK. Electrical Engineering and Power Engineering. 4 (Dec. 2025), 47–56. DOI:https://doi.org/10.15588/1607-6761-2025-4-6.